

[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Al](#)

Welcome United States Patent and Trademark Office

☐ Search Results[BROWSE](#)[SEARCH](#)[IEEE XPLORE GUIDE](#)

Results for "(((functional abstraction and memory cell )&lt;in&gt;metadata)) &lt;and&gt; (pyr &gt;= 1990 &lt;and&gt;..."

e-mail

Your search matched 0 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by **Relevance** in **Descending** order.

» Search Options

[View Session History](#)[New Search](#)

Modify Search

 ☐ Check to search only within this results set

» Key

IEEE JNL	IEEE Journal or Magazine
IEE JNL	IEE Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IEE CNF	IEE Conference Proceeding
IEEE STD	IEEE Standard

Display Format: ☒ Citation ☐ Citation & Abstract**No results were found.**

Please edit your search criteria and try again. Refer to the Help pages if you need assistance revising your search

Indexed by  
 Inspec[Help](#) [Contact Us](#) [Privac](#)

© Copyright 2005 IE

EAST - [1234.wsp:1]

File View Edit Tools Window Help

Drafts

BRS: 3

Pending

Active

L1: (82858) flip adj flop\$2

L2: (63) functional adj abstraction

L3: (0) 1 same 2

L4: (2) 1 and 2

L5: (49691) memory adj cell\$2

L6: (2176) fet same 5

L7: (1499) fet with 5

L8: (581) fet adj4 5

**L9: (154) 7 with two**

Failed

Saved

Favorites

Tagged (0)

UDC

Queue

Trash

Search

DBs

USF

Default operator

7 with two

BRS form

	0	1	Document ID	Issue Date	Pages	Title	Current OR	Current
1	<input type="checkbox"/>	<input type="checkbox"/>	US 6898105 B2	20050524	25	Ferroelectric non-volatile memory device having integral capacitor	365/145	365/149
2	<input type="checkbox"/>	<input type="checkbox"/>	US 6891761 B2	20050510	22	Semiconductor device and manufacturing method	365/189.01	257/E21 257/E21
3	<input type="checkbox"/>	<input type="checkbox"/>	US 6878587 B2	20050412	15	Method and structure for reducing contact aspect ratios	438/254	257/E21 257/E21
4	<input type="checkbox"/>	<input type="checkbox"/>	US 6873545 B2	20050329	20	Hybrid semiconductor-magnetic device and method of operation	365/158	257/295 365/170
5	<input type="checkbox"/>	<input type="checkbox"/>	US 6839260 B2	20050104	29	Semiconductor device having different types of memory cell	365/51	257/E21 257/E27
6	<input type="checkbox"/>	<input type="checkbox"/>	US 6838723 B2	20050104	22	Merged MOS-bipolar capacitor memory cell	257/301	257/197 257/328
7	<input type="checkbox"/>	<input type="checkbox"/>	US 6829185 B2	20041207	6	Method for precharging memory cells of a dynamic semiconductor memory	365/203	365/222 365/226
8	<input type="checkbox"/>	<input type="checkbox"/>	US 6804142 B2	20041012	19	6F2 3-transistor DRAM gain cell	365/149	257/300
9	<input type="checkbox"/>	<input type="checkbox"/>	US 6795337 B2	20040921	11	Negative differential resistance (NDR) elements and memory device	365/159	365/177
10	<input type="checkbox"/>	<input type="checkbox"/>	US 6756622 B2	20040629	21	Vertical gain cell and array for a dynamic random access memory and	257/296	257/301 257/E27
11	<input type="checkbox"/>	<input type="checkbox"/>	US 6754104 B2	20040622	35	Insulated-gate field-effect	365/185.14	257/E21

EAST - [1234.wsp:1]

File View Edit Tools Window Help



- ☒ Drafts
  - ☒ BRS: 3
  - ☐ Pending
  - ☒ Active
    - ☒ L1: (82) functional adj abstract\$4
    - ☒ L2: (49691) memory adj cell\$2
    - ☒ L3: (1) 1 and 2
    - ☒ L4: (63) functional adj abstraction
    - ☒ L5: (14) 4 and cell\$2
- ☐ Failed
- ☐ Saved
- ☐ Favorites
- ☐ Tagged (0)
- ☐ UDC
- ☐ Queue
- ☐ Trash

Search

DBs

US

Default operator

4 and cell\$2

BRS form

	U	I	Document ID	Issue Date	Pages	Title	Current OR	Current
1	<input type="checkbox"/>	<input type="checkbox"/>	US 6922664 B1	20050726	12	Method and apparatus for multi-sensor processing	703/13	700/2; 700/67;
2	<input type="checkbox"/>	<input type="checkbox"/>	US 6901588 B1	20050531	66	Sharing components between programming languages by use of	717/164	717/136
3	<input type="checkbox"/>	<input type="checkbox"/>	US 6877139 B2	20050405	11	Automated approach to constraint generation in IC design	716/1	716/6
4	<input type="checkbox"/>	<input type="checkbox"/>	US 6832178 B1	20041214	12	Method and apparatus for multi-sensor processing	702/189	703/17
5	<input type="checkbox"/>	<input type="checkbox"/>	US 6598035 B2	20030722	31	Object oriented rule-based expert system framework mechanism	706/47	706/46
6	<input type="checkbox"/>	<input type="checkbox"/>	US 6515997 B1	20030204	11	Method and system for automatic configuration of a gateway	370/401	370/352 370/353
7	<input type="checkbox"/>	<input type="checkbox"/>	US 6415188 B1	20020702	10	Method and apparatus for multi-sensor processing	700/67	700/75; 702/19
8	<input type="checkbox"/>	<input type="checkbox"/>	US 5925097 A	19990720	42	Directly programmable distribution element	709/200	709/202 709/205
9	<input type="checkbox"/>	<input type="checkbox"/>	US 5808901 A	19980915	15	Similarity-extraction force-oriented floor planner	716/8	716/10; 716/12;
10	<input type="checkbox"/>	<input type="checkbox"/>	US 5757386 A	19980526	17	Method and apparatus for virtualizing off-screen memory of a	345/548	345/537 345/543
11	<input type="checkbox"/>	<input type="checkbox"/>	US 5734798 A	19980331	37	Method and apparatus for extracting a gate modeled circuit from a fet	706/47	703/2; 706/45;